JPH0258807B2 - - Google Patents
Info
- Publication number
- JPH0258807B2 JPH0258807B2 JP60134871A JP13487185A JPH0258807B2 JP H0258807 B2 JPH0258807 B2 JP H0258807B2 JP 60134871 A JP60134871 A JP 60134871A JP 13487185 A JP13487185 A JP 13487185A JP H0258807 B2 JPH0258807 B2 JP H0258807B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- output
- input
- flop
- type flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 6
- 238000007796 conventional method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60134871A JPS61290814A (ja) | 1985-06-18 | 1985-06-18 | D型フリツプ・フロツプ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60134871A JPS61290814A (ja) | 1985-06-18 | 1985-06-18 | D型フリツプ・フロツプ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61290814A JPS61290814A (ja) | 1986-12-20 |
JPH0258807B2 true JPH0258807B2 (en]) | 1990-12-10 |
Family
ID=15138425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60134871A Granted JPS61290814A (ja) | 1985-06-18 | 1985-06-18 | D型フリツプ・フロツプ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61290814A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0666659B2 (ja) * | 1987-08-03 | 1994-08-24 | シャープ株式会社 | セット・リセット付dフリップフロップ回路 |
WO2000042673A1 (en) * | 1999-01-14 | 2000-07-20 | Fujitsu Limited | Method for charging secondary cell and charger |
-
1985
- 1985-06-18 JP JP60134871A patent/JPS61290814A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61290814A (ja) | 1986-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60112320A (ja) | トライステ−トゲ−トの保護方式 | |
JPH0258807B2 (en]) | ||
JPS6014460A (ja) | 半導体集積回路 | |
JPS61165882A (ja) | 半導体メモリ回路 | |
JPS60116223A (ja) | ドライステ−トゲ−トの保護回路 | |
JPH0430815Y2 (en]) | ||
JPS5882038U (ja) | シュミット回路 | |
JPS5926415Y2 (ja) | ディジタルインタ−フエイス回路 | |
JPS6243409Y2 (en]) | ||
JPS62192085A (ja) | ビツト処理回路 | |
JP2975638B2 (ja) | 半導体集積回路 | |
JPH0237067Y2 (en]) | ||
JPS63245122A (ja) | 半導体集積回路装置 | |
JPH0496419A (ja) | 半導体集積回路の入力バッファ回路 | |
JPH0535378A (ja) | 入出力回路 | |
JPS634716B2 (en]) | ||
JPH0552688B2 (en]) | ||
JPS60111126U (ja) | リセツト付遅延回路 | |
JPS6083165A (ja) | 動作モ−ド設定方式 | |
JPS6020098U (ja) | 出力回路 | |
JPH02170715A (ja) | 論理回路 | |
JPS582056A (ja) | 回路選択可icパツケ−ジ方式 | |
JPS63156422A (ja) | 双方向入出力回路 | |
JPS59189336U (ja) | 入力回路 | |
JPH03265311A (ja) | 3状態i/oバッファ制御回路 |